2008
EMSS 2008 Proceeding
Discrete event simulation with universal programming languages on multicore processors
Authors: Thomas Wiedemann
Abstract
The current hardware development is characterized by a in-creasing number of multi-core processors. The performance advantages of dual and quad core processors are already applied in high speed calculations of video streams and other multimedia tasks. This paper discusses possible applications of multi-core processors in discrete simulation. The implementation of parallel threads on more than one core requires massive changes in the software structure and software module interaction. Such changes are only possible inside the source code and can not be realized in COTS-simulation systems. The paper presents a special approach by using an assembler based, very fast multitasking routine combined with an additional multi- core runtime system. The basic system approach is realized with Standard C/C++ and Delphi-compilers and offers an high flexibility and a good runtime performance.
I3M Scientific Sponsors
I3M Industrial Sponsors
I3M Media Sponsors
